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With the rapid development of computer science and communication network 
technology, the application of information security have been applied to not only 
politics, military and diplomatic but also banking, commerce, civil service, which put 
forward high standards in information storage, exchange and management on 
information protection and information privacy. As a novel technology, trusted 
computing technology gradually becomes the focus and one of the key points of 
information security. 
Trusted computing is based on cryptography algorithm module chip. The paper 
designed and implemented Wishbone-bus trusted computing coprocessor including 
symmetric cryptographic algorithm AES module, asymmetric cryptographic algorithm 
RSA module, pseudo random number generator(PRNG) module and control 
module .By using the control system,each module can be programmed to carry out 
different cryptography system flexibly.  
Reconfigurable technology combines the good flexibility of microprocessor and 
high efficiency of ASIC and is widespread applied to different walks of life. As for the 
area of information security, reconfigurable technology is used in cryptographic 
system to change the system configuration flexibly according to different security 
demands and is used in microprocessor system to improve its arithmetic process 
ability and flexibility and to save hardware resource. In addition, coprocessor 
implemented the different encryption key length reconstruction of symmetric 
cryptographic algorithm and asymmetric cryptographic algorithm, such as AES-128、
AES-192、AES-256、RSA-256、RSA-512、RSA-1024、RSA-2048. 
Furthermore, on the basic of FPGA the paper applied the reconfigurable trusted 
computing coprocessor to RFID system, which improved the security of RFID system 
and illustrated the practicability and application prospects of the designed 
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微软、IBM、AMD 等公司牵头的可信计算组织(Trusted Computing Group)在 2003
年成立了。可信计算组织（TCG）是一个面向工业界，旨在提高不同计算机平




































































































处理器，该协处理器支持 AES 运算、RSA 运算、伪随机数生成功能以及它们之
间的一些协作运算。为了实现这个工作目标，本论文主要围绕以下工作展开： 
(1) 研究对称密码体制及其代表算法 AES 的原理和实现方式，并对其进行
可重构设计，以支持 AES-128、AES-192、AES-256 三种不同密钥长度的 AES
运算。 








基础知识，包括 AES 算法、RSA 算法、伪随机序列产生和可重构密码技术背景
知识。第三章详细阐述了整个可信计算协处理器的架构以及各个具体部件的实
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